This paper designs a low-complexity decoder based on LDPC of GPS standards.In the design ,the decoder we only uses a CNU(Check Node Unit) in the decoding process,which reduce the hardware sources effectively.Besides,we decreases the decoding complexity through the check matrix equivalence transformation,At last ,we realize the decoder based on Xilinx Kintex7 XC7K325T FPGA.The result suggests that the resources only consumes 124 slices after the software ISE layout and wire.
Introduction
LDPC code was proposed by Doctor Gallager at 1960s [1] .LPDC code was considered an important development in channel code due to its good performance which is closed to Shannon limit, lower decoding complexity than other codes and decoding in parallel.Now it has been adopted by many international communication standards,such as EEE 802.16e,DVB-S2 ,802.11 ,GPS and CCSDS.
In GPS standards ,LDPC code adopts the lower triangle matrix [2] [3] ,which is obtained by the code constructing algorithm PEG [4] .This paper designs a low complexity decoder based on LDPC of the GPS standards .The decoder only uses a CNU(check node unit) repeatedly which reduce the hardware resources effectively.Besides, this paper also decreases the decoding complexity through the check matrix equivalence transformation.At last ,the results suggests that the decoder only costs 124 slices based on (548,274)LDPC after the software ISE layout and wire.
LDPC and algorithm

LDPC in GPS standards
LDPC adopts lower triangle matrix in GPS standards.There two kinds of LDPC in the standards,including (548,274)LDPC and (1200,600)LDPC [5] .They have the same check matrix architecture.In figure 1,we give the check matrix 548 H architecture based on the (548,274)LDPC.
In figure 1 [6] .
Decoding algorithm
The algorithm adopts the revised min-sum algorithm(MSA) [7] ,which comes from BP algorithm [8] .It is widely used ,because it's easy to realize for hardware. The algorithm as follows:
1)Initializing the LLR of every variable node 
In (5),  is the revised factor which is constant. 
In (6) (9) If the check equation (9) can't be satisfied and the time of iteration reach the maximum,the iteration is stopped and decoding is failed.Otherwise, the iteration is continued,
,then jump to Step 2.
The design of decoder
The decoder of this paper adopts all-serial architecture,which only has a CNU (check node unit).Aiming at a check matrix, the decoding process of the architecture follows as:firstly,we take the VN(variable node) data in the first line of the matrix and put the data into CNU to dispose.Then,we can get the new VN data after CNU disposes.Secondly,we use the new VN data to update the old.After updating,we take the data in the next line of the matrix from the new VN data and put them into the same CNU.The decoding process will repeat above steps until the decoder stops.From the decoding process,we can see that the decoding architecture is simple relatively . The process doesn't refer to the VNU(variable node unit) and only need one CNU,which saves the hardware resources effectively.The figure 2 gives the decoding architecture.
In figure 2 ,the architecture includes the address module, the storage module and the CNU module.
There are two parts in the AM(Address Module).One is the address module of writing and reading the RAM of k MS mn r , .In this module, AM only needs to produce the address from address 0 to last address in order ,which isn't affected by the different VN data positions.The other is the address module of writing and reading the RAM of k n L .In this module ,because the n in k n L is not sequential in decoding process,so AM should produces the corresponding address according to the different VN data positions.In the design,we put the different VN data positions into one ROM ahead of schedule .So the decoder can read the ROM in order from address 0 to last address.The VN data position in ROM follows in figure 3 .In figure 3, the data 1,21,153,209,234,249 ,276 is the VN data position in Line 0 of the matrix and the data 23,86,177,227,546,548 is the the VN data position in Line 1 of the matrix.The VN data position in other lines is also stored in the ROM .
There are two RAMs in the storage module.One is used to store k n L ,which the depth of is the length of encoding bit,548.The other is used to store k MS mn r , ,which the depth of is equal to the number of element '1' in check matrix.
We find that the degree is '7' or '8' in matrix 548 H .Due to the different degree,the decoder needs to switch different architecture,which increases the decoding complexity.So,we transform the matrix equivalently to solve this problem.
CNU module main includes subtracting,taking absolute value,comparing and adding module.We adopts pipeline process in CNU module.The CNU module architecture is given in figure 4 .
We know that when decoding,the decoder begins from the first line of the matrix.In fact,because the algorithm can be carried out in parallel,so the dispose of every line in matrix is independent.In other words ,the we can exchange any two lines of the matrix and the performance is not affected.According to this idea,we put the lines of Degree 7 into the front lines and put the lines of Degree 8 into the back lines.There are 121 lines of Degree 7 and 153 lines of Degree 8 in matrix 548 H
.The complexity of the decoder is reduced through above matrix transformation.Meanwhile,the decoder doesn't need to mark different degree lines and saves the switching resources between different degree lines.
The performance and the hardware resources
The performance
In figure 5 ,we give the performance of the decoder based the (548,274)LDPC. The simulation result is got under the condition of the BPSK modulation and AWGN channel.The simulation software is VC6.0.Meanwhile,the received data is quantified by 6bit and the iteration time is 20.
We can see from figure 4 that the BER(Bit Error Ratio) can reach to the level of 10 -6 when the SNR is 2.5dB and the FER(Frame Error Ratio) can reach to the level of 10 -6 when the SNR is 2.9dB.So the performance is very good and can be applied into the practice.
The hardware resources
We realize the decoder in the hardware based on the (548,274)LDPC.The decoder adopts the Xilinx Kintex7 XC7K325T FPGA.After the software ISE layout and wire,the resources is given in table 1. The maximum frequency can reach to 304.414MHz.So the throughput can reach to 0.1232Mbps.The formula of throughput is given in (10). In (10), max f is the maximum frequency which the decoder can reach to. LDPC n is the number of information bit.
C is the number of the clock in one iteration time.
Iter is the number of the iteration time.
Conclusion
This paper designs a low complexity decoder based on LDPC of GPS standards. The decoder only uses a CNU in the decoding process,which reduces the resources effectively.At last ,the result suggests that the resources only costs 124 slices after FPGA implement and the throughput can reaches to 0.1232Mbps.The research have important value in the low speed and limited resources filed.
